

100V Half-Bridge GaN Driver with Interlocking PWM Inputs

1. Features

- Independent High-Side & Low-Side Logic Inputs
- High-Side and Low-Side Driver Interlocking
- Split Outputs for Adjustable Turn-on/-off Speeds
- Strong 1-Ω Pull-Up and 0.2-Ω Pull-Down Resistance
- Internal Strong and Smart Bootstrap Switch
- Adaptive Shoot-Through Protection
- Fast Propagation Delay (20ns Typical)
- Excellent Delay Matching (1ns Typical)
- High-Side Floating Supply Operates up to 100V
- Built-In UVLO, OVLO, OTP Protections
- 35μA Low VCC Quiescent Current
- FCQFN 3mmx3mm Package

2. Applications

- Half-Bridge and Full-Bridge Converters
- High-Voltage Synchronous DC-DC Converters
- High Frequency, High Power Density Applications
- 48V DC Motor Drive
- High Power Class-D Audio Power Amplifier
- Automotive 48V/12V Bi-directional DC-DC

3. Description

The INS2003 is a 100V half-bridge driver designed to efficiently drive both high-side and low-side gallium nitride (GaN) field effect transistor (FET), customized to address challenges commonly encountered in conventional MOSFET driver solutions. An internal smart bootstrap (BST) switch prevents overcharging of the high-side floating supply BST capacitor during dead times, thus protecting the gate of the GaN FET while maintaining consistent gate voltage for both sides of GaN FETs. The INS2003 features input interlocking with internal adaptive shoot-through protection circuit, ensuring no simultaneous output conduction even at near zero dead times.

The INS2003 has two logic inputs to control high-side and low-side drivers independently for maximum flexibility, and drivers have split outputs to adjust turn-on and turn-off speeds separately. The strong driving capability and excellent delay matching make the INS2003 suitable for high power and high frequency applications.

4. Typical Application




Table of Contents


1. Features	1
2. Applications.....	1
3. Description	1
4. Typical Application	1
5. Revision History.....	2
6. Pin Configuration and Functions.....	3
7. Absolute Maximum Ratings	4
8. ESD Ratings.....	4
9. Recommended Operating Conditions	4
10. Thermal Information.....	4
11. Electrical Characteristics	5
12. Switching Characteristics	6
13. Typical Characteristics	7
14. Block Diagram	9
15. Function Description	10
16. Package Information	15
17. Tape and Reel Information	16
18. Recommended Land Pattern.....	17
19. Order Information.....	17

5. Revision History

Major changes since the last revision

Revision	Date	Description of changes
1.0	2025-01-15	Final datasheet release

6. Pin Configuration and Functions



12-Lead FCQFN (3mm x 3mm) Package

Pin Number	Pin Name	Description
1	LGP	Low-Side Gate Driver Pull-Up Output. Connect to the gate of the low-side GaN FET. Use a resistor to adjust the turn-on speed.
2, 6	SW	Switch Node. Connect to the negative terminal of the bootstrap capacitor, the source of the high-side GaN FET, and the drain of the low-side GaN FET.
3	HGN	High-Side Gate Driver Pull-Down Output. Connect to the gate of the high-side GaN FET. Use a resistor to adjust the turn-off speed.
4	HGP	High-Side Gate Driver Pull-Up Output. Connect to the gate of the high-side GaN FET. Use a resistor to adjust the turn-on speed.
5	BST	High-Side Gate Driver Bootstrap Supply. Locally bypass this pin to SW with a ceramic bootstrap capacitor.
7	NC	No Function Connection. This pin can be left open, connected to VCC or GND.
8	HI	High-Side Gate Driver Control Input. This pin has an internal 200kΩ pull-down resistor.
9	LI	Low-Side Gate Driver Control Input. This pin has an internal 200kΩ pull-down resistor.
10	VCC	IC and Low-Side Gate Driver Supply. Locally bypass this pin to GND with a ceramic capacitor.
11	GND	Ground. All signals are referenced to this ground.
12	LGN	Low-Side Gate Driver Pull-Down Output. Connect to the gate of the low-side GaN FET. Use a resistor to adjust the turn-off speed.

7. Absolute Maximum Ratings

All pins are referred to GND, unless otherwise specified. Stress beyond the absolute maximum ratings can cause permanent damage or deteriorate device reliability and lifetime.

Parameter	Min	Max	Unit
VCC	-0.3	6	V
BST to SW	-0.3	6	V
HI, LI, NC	-0.3	6	V
HGP, HGN	SW-0.3	BST+0.3	V
LGP, LGN	-0.3	VCC+0.3	V
SW	-5	100	V
BST	-0.3	105	V
Operating Junction Temperature T_J	-40	150	°C
Storage Temperature	-55	150	°C

8. ESD Ratings

Parameter	Value	Unit
Human Body Model (HBM)	±2000	V
Charged Device Model (CDM)	±1000	V

9. Recommended Operating Conditions

Parameter	Min	Max	Unit
VCC	4.5	5.5	V
HI, LI	0	5.5	V
SW	-4	80	V
BST	SW+4.5	SW+5.5	V
SW Slew Rate		50	V/ns
Operating Junction Temperature T_J	-40	125	°C

10. Thermal Information

Symbol	Parameter	INS2003FQ	Unit
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	68.82	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case (Top)	59.65	°C/W
$R_{\theta JB}$	Thermal Resistance, Junction to Board	16.94	°C/W

According to standards defined in JESD51 and JESD51-1, thermal characteristics of the package are simulated.

11. Electrical Characteristics

$T_J = 25^\circ\text{C}$, $V_{CC} = BST = 5\text{V}$, $SW = GND = 0\text{V}$, $HGP = HGN$, $LGP = LGN$, unless otherwise noted.

Parameter	Symbol	Min	Typ	Max	Unit	Test Condition
Supply Input						
VCC Quiescent Current	I_{CC-Q}		35	60	μA	$H_I = L_I = 0\text{V}$
VCC Operating Current	I_{CC-OP}		1	2	mA	$f = 500\text{kHz}$
BST Quiescent Current	I_{BST-Q}		40	70	μA	$H_I = L_I = 0\text{V}$
BST Operating Current	I_{BST-OP}		1	2	mA	$f = 500\text{kHz}$
VCC Overvoltage Rising Threshold	V_{CC-OVR}	5.7	6	6.3	V	
VCC Overvoltage Hysteresis	$V_{CC-OVHYS}$		0.25		V	
VCC Undervoltage Rising Threshold	V_{CC-UVR}	3.9	4.1	4.3	V	
VCC Undervoltage Hysteresis	$V_{CC-UVHYS}$		0.3		V	
BST Undervoltage Rising Threshold	$V_{BST-UVR}$		3.6		V	
BST Undervoltage Hysteresis	$V_{BST-UVHYS}$		0.5		V	
PWM Input						
Input High Threshold	V_{IH}		1.8	2.2	V	
Input Low Threshold	V_{IL}	0.8	1.2		V	
Input Hysteresis	V_{I-HYS}		0.6		V	
Input Pull-Down Resistance	R_I		200		$\text{k}\Omega$	
Bootstrap Switch						
Low-Current Forward Voltage			0.02	0.2	V	$I_{VCC-BST} = 100\mu\text{A}$
High-Current Forward Voltage			0.4		V	$I_{VCC-BST} = 100\text{mA}$
Switch On Resistance	$R_{BST(ON)}$		4		Ω	
High-Side and Low-Side Gate Driver						
Output Pull-Down Resistance	R_{DN}		0.2	1	Ω	I_{HGN} or $I_{LGN} = 100\text{mA}$
Output Pull-Up Resistance	R_{UP}		1	2	Ω	I_{HGP} or $I_{LGP} = -100\text{mA}$
Output Peak Source Current ⁽¹⁾	I_{OH}		1.7		A	$HG = SW$ or $LG = GND$
Output Peak Sink Current ⁽¹⁾	I_{OL}		4.3		A	$HG = BST$ or $LG = V_{CC}$
Over Temperature Protection						
OTP Shutdown Rising Threshold ⁽¹⁾	T_{OTP}		165		$^\circ\text{C}$	
OTP Shutdown Hysteresis ⁽¹⁾	$T_{OTP-HYS}$		20		$^\circ\text{C}$	

12. Switching Characteristics

$T_J = 25^\circ\text{C}$, $V_{CC} = V_{BST} = 5\text{V}$, $SW = GND = 0\text{V}$, $HGP = HGN$, $LGP = LGN$, unless otherwise noted.

Parameter	Symbol	Min	Typ	Max	Unit	Test Condition
Minimum Input Pulse Width that Changes the Output ⁽¹⁾	T_{IPW}		10		ns	
Minimum Gate Output Pulse Width ⁽¹⁾	T_{OPW}		12		ns	
Gate Output Rise Time ⁽¹⁾	T_R		7		ns	$C_L = 1\text{nF}$, 10% to 90%
Gate Output Fall Time ⁽¹⁾	T_F		3		ns	$C_L = 1\text{nF}$, 90% to 10%
Dead time – LG off to HG on ⁽¹⁾	T_{DTH}		1		ns	
Dead time – HG off to LG on ⁽¹⁾	T_{DTL}		1		ns	
High-Side Turn-Off Propagation Delay ⁽¹⁾	T_{HPLH}		20		ns	HI falling to HG falling
High-Side Turn-On Propagation Delay ⁽¹⁾	T_{HPLH}		20		ns	HI rising to HG rising
Low-Side Turn-Off Propagation Delay ⁽¹⁾	T_{LPHL}		20		ns	LI falling to LG falling
Low-Side Turn-On Propagation Delay ⁽¹⁾	T_{LPLH}		20		ns	LI rising to LG rising
Delay Matching LG On and HG Off ⁽¹⁾	T_{MON}		1	5	ns	
Delay Matching LG Off and HG On ⁽¹⁾	T_{MOFF}		1	5	ns	

(1) Not 100% tested and guaranteed by design.

13. Typical Characteristics




Figure 1. HG Turn-On and LG Turn-Off Waveform, $C_{OUT} = 1nF$




Figure 2. HG Turn-Off and LG Turn-On Waveform, $C_{OUT} = 1nF$




Figure 3. VCC Quiescent Current vs Temperature




Figure 4. BST Quiescent Current vs Temperature




Figure 5. VCC OVLO Threshold vs Temperature




Figure 6. VCC UVLO Threshold vs Temperature




Figure 7. BST UVLO Threshold vs Temperature




Figure 8. PWM Input Threshold vs Temperature




Figure 9. Bootstrap Forward Voltage vs Current




Figure 10. Output Pull-Down/Pull-Up Resistance vs Temperature




Figure 11. Low-Side Propagation Delay vs Temperature




Figure 12. High-Side Propagation Delay vs Temperature

14. Block Diagram




Figure 13. Functional Block Diagram

15. Function Description

The INS2003 is a 100V half-bridge driver optimized for GaN FETs, designed to address the specific challenges encountered when driving GaN FETs with traditional MOSFET drivers. It incorporates an integrated smart BST switch to manage the high-side floating supply so that it charges the BST capacitor to match the VCC supply when the low-side driver turns on. This ensures a consistent gate voltage for both high-side and low-side GaN FETs, preventing overcharging and potential damage to their gates while also ensuring precise delay matching, an important factor for accurately controlling switching dead times.

The INS2003's PWM input interlocking function with integrated adaptive shoot-through protection ensures neither output conducts simultaneously, even under near zero dead time delay conditions. The INS2003 also provides split gate driver outputs, enabling the independent adjustment of turn-on and turn-off slew rates for both high-side and low-side drivers by connecting different gate resistors. With its strong driving capability and excellent delay matching, the INS2003 is highly suitable for supporting multiple topologies, including buck, boost, buck-boost, and a variety of high-power and high-frequency applications.

Input and Output

The INS2003 input pins, HI and LI, are independent and TTL logic compatible with the ability to withstand input voltages up to 5.5V regardless of VCC voltage. Table 1 shows the truth table of input and output. The INS2003 offers fast propagation delay (20ns typical) with excellent delay matching (1ns typical) between the high-side and low-side driver channels, making it ideal for high-frequency applications. Both inputs feature a 10ns (typical) input deglitch filter to remove any unwanted pulses from a PWM input. A narrow input pulse exceeding this deglitch delay time will be extended to a minimum output pulse of 12ns (typical) to ensure proper gate turn-on and turn-off transients. Figure 14 shows the switching characteristics of the input and output. The INS2003 features the interlocking function to prevent the shoot-through condition. When both input pins, HI and LI, are high, the internal logic turns off both output pins, HG and LG, as illustrated in Figure 15. Both input pins, HI and LI, have an internal pull-down resistor of 200kΩ.

Table 1. Input and Output Truth Table

HI	LI	HGP	HGN	LGP	LGN
L	L	Open	L	Open	L
L	H	Open	L	H	Open
H	L	H	Open	Open	L
H	H	Open	L	Open	L

Note: When an output is “Open”, it is connected to another split output through the internal 10kΩ resistor.




Figure 14. Timing Diagram of Input and Output




Figure 15. Timing Diagram of Interlocking Function

Adaptive Shoot-Through Protection

The INS2003 features an internal shoot-through protection circuit, leveraging shunt sensing of the true gate voltage of GaN FETs through its split outputs structure. It offers precise switching timing control for immediate turn-on after complete turn-off of the opposite side to ensure that they do not conduct simultaneously in any situation. This is processed within a 1ns (typical) to achieve that near-zero dead time delay enhancing efficiency and enabling high-frequency operation.

Split Gate Driving Output

The INS2003 provides split gate driver outputs for both high-side and low-side GaN FETs, offering flexibility to adjust both turn-on and turn-off strengths independently. This is achieved by connecting additional gate resistors at HGP, HGN, LGP, and LGN pins, targeting optimization of efficiency, reliability, and EMI performance. The strong pull-down and pull-up gate strength of the INS2003 are optimized for driving GaN FETs, enabling high-frequency and high-efficiency operations. With a strong pull-down strength of 0.2Ω (typical) at HGN and LGN pins, it provides a robust low impedance path necessary for eliminating high dv/dt induced gate turn-on. Meanwhile, the pull-up strength of 1Ω (typical) at HGP and LGP pins helps in reducing the switching spikes and overshoot voltages at the switch node. HGN and LGN pins have internal $50k\Omega$ pull-down resistors to SW node and GND nodes, respectively, and are also internally connected to HGP and LGP via $10k\Omega$ resistors, respectively.

VCC UVLO/OVLO Protections

The INS2003 features undervoltage lockout (UVLO) and overvoltage lockout (OVLO) for VCC, providing the operation under the safe conditions of devices. When the VCC voltage falls below its UVLO threshold of $3.8V$ (typical) or exceeds above its OVLO threshold of $6.0V$ (typical), the INS2003 turns off both the high-side and low-side drivers and ignores the HI and LI inputs.

High dv/dt Rate GaN FET Switching

GaN FETs can switch much faster than traditional silicon based MOSFETs, requiring gate drivers capable of delivering precise and fast switching signals to fully leverage their potential. Managing high dv/dt rates during switching is important for stable gate driver circuitry, ensuring reliable and efficient operation. The INS2003 features an advanced level-shifting technology circuit designed to overcome these challenges associated with driving GaN FETs. Its advanced noise rejection mechanism ensures precise and accurate signal transmission between the control logic to driver outputs even in extreme high dv/dt environments up to $50V/ns$.

Another challenge in driving GaN FETs is the issue of high reverse conduction voltage. When the SW node drops below $0V$ due to this reverse conduction, it can temporarily lower the level shifter's supply rail, causing a disruption in the level shifter's output signals. This disruption can appear as a delay mismatch between signals transmitted to each side of the driver, resulting in timing inaccuracies and potential performance degradation. The advanced level shifter in the INS2003 is designed to prevent such conditions, ensuring that delay variation is kept to minimum ($1ns$ typical) even when the SW node fluctuates down to $-4V$. Furthermore, the INS2003 features an additional delay matching circuit that parallels the proposed level shifter circuit, matching its process and temperature variation characteristic. This additional feature further improves delay matching to $1ns$ (typical).

High-Side Gate-Driver Supply

Despite GaN devices offering advantages with their superior figure of merit ($Q_G \times R_{DS(on)}$) compared to silicon based MOSFET counterparts, their sensitivity to gate driving voltage levels presents a challenging concern. GaN devices are more vulnerable to both overvoltage and undervoltage conditions at the gate, which can have negative effects on their reliability and performance. The concern over gate overvoltage is more significant for GaN FETs, given that they are considerably more fragile compared to their silicon counterparts. Conversely, insufficient gate voltage, or gate undervoltage, can result in increased conduction loss and reduced efficiency.

To mitigate these challenges, the INS2003 features a smart BST switch that allows precise control for BST charging and blocking. Figure 16 illustrates the operation principle of the smart BST switch. Unlike silicon MOSFETs, GaN FETs typically lack an intrinsic body diode, resulting in higher reverse conduction voltages, (typically $2V$ to $3V$ or even higher

at high current) during dead time. This can lead to overcharging of the BST capacitor, potentially causing permanent damage to the gate of the high-side GaN FET. In the INS2003, the BST switch's turning on and off are precisely controlled so that it allows charging of the BST capacitor only during SW node is fully reached at GND voltage when the low-side GaN FET is being turned on. Moreover, the BST switch exhibits a low on-impedance of 4Ω (typical), ensuring minimal dropout voltage. Accordingly, the INS2003 always maintains a well-balanced BST rail voltage close to VCC, achieving excellent delay matching and balanced gate driving strength between the high-side and low-side drivers.

Additionally, the INS2003 provides a BST UVLO protection with a falling threshold of 3.1V (typical) and a rising threshold of 3.6V (typical). When BST-SW falls below BST UVLO threshold, the INS2003 enters BST UVLO mode, turns off the high-side driver, but the low-side driver remains activated.




Figure 16. Operation Principle of Bootstrap Supply

Over Temperature Protection (OTP)

The INS2003 employs over temperature protection (OTP). If the internal junction temperature, T_j , exceeds 165°C (typical), The HI and LI inputs are ignored, and both the high-side and low-side drivers are turned off. When the temperature drops below 145°C (typical), the INS2003 will resume normal operation.

Layout Recommendation

A proper PCB layout is essential to support high-power and high-frequency operation with GaN FETs. The PCB layout requires proper bypassing on (VCC-GND) and (BST-SW) and careful trace routing to minimize the parasitic of the gate

driving and power loops. Check the following guidelines and Figure 17 to obtain the optimum performance from the INS2003.

1. Mount the bypass capacitors for (VCC-GND) and (BST-SW) as close as possible to the INS2003 package. Also place the bypass capacitors on the same side as the INS2003. Carefully implement the power loop to minimize the length of the copper trace.
2. Place the INS2003 as close as possible to the GaN FETs and keep the copper trace between the INS2003 and GaN FETs short and wide.
3. To minimize the gate voltage ringing, it is desirable to place gate resistors close to both the INS2003 and GaN FETs.
4. Place both high-side and low-side GaN FETs close together to minimize the parasitic inductance in between.






Figure 17. Layout Example

16. Package Information

FCQFN3X3-12L Package:




TOP VIEW



BOTTOM VIEW


SYMBOL	MILLIMETER			NOTE
	MIN	NOM	MAX	
A	2.9	3.0	3.1	
B	2.9	3.0	3.1	
C	0.20	0.25	0.30	12X
D	0.45	0.55	0.65	12X
E	0.65 BASIC			4X
F	0.65 BASIC			4X
G	0.85 REF			4X
H	0.85 REF			4X
J	0.203 REF			
K	0.75	0.85	0.95	
M	0.00	0.02	0.05	



SIDE VIEW



NOTE:

- 1) ALL DIMENSION ARE IN MILLIMETERS.
- 2) BOTTOM VIEW IS FT TESTER SIDE VIEW.
- 3) LEAD COPLANARITY SHALL BE 0.08 MILLIMETERS MAX.
- 4) COMPLIES WITH JEDEC MO-220.
- 5) DRAWING IS NOT TO SCALE.




ROW	Description	Example
Row 1	Company Name	INN
Row 2	Product Code	XXXXXX
Row 3	Date Code	YYWW
Row 4	Lot Code	XXX
Row 5		XXX



17. Tape and Reel Information



SECTION B-B




SECTION A-A



18. Recommended Land Pattern

FCQFN3X3-12L Package:



19. Order Information

Ordering Code	Package	Product Code	MSL	Packing (Tape & Reel)
INS2003FQ	FCQFN3x3-12L	2003FQ	MSL3	13" 2500PCS/reel

Important Notice

The information provided in this document is intended as a guide only and shall not in any event be regarded as a guarantee of conditions, characteristics or performance. Innoscience does not assume any liability arising out of the application or use of any product described herein, including but not limited to any personal injury, death, or property or environmental damage. No licenses, patent rights, or any other intellectual property rights is granted or conveyed. Innoscience reserves the right to modify without notice. All rights reserved.