Design considerations of Paralleled GaN HEMT
Reasons for Paralleled GaN HEMT

1. Increase power output
2. Increase efficiency
3. Lower temperature and power loss
60V InnoGaN Characteristics

- **60V InnoGaN Package**
  - WLCSP 3*5
  - Small parasitic inductance

- **Drive difference between InnoGaN and Si MOS**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>60V InnoGaN</th>
<th>Si MOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Continuous maximum Gate-Source voltage</td>
<td>-4V/+6V</td>
<td>-20V/+20V</td>
</tr>
<tr>
<td>Vth</td>
<td>0.8V--2.1V</td>
<td>2V--4V</td>
</tr>
<tr>
<td>Recommended operating Gate-Source voltage</td>
<td>4.8V--5.5V</td>
<td>8V--12V</td>
</tr>
</tbody>
</table>
1. Paralleled InnoGaN Drive Circuit Design

a. Small package, driving circuit easy to be symmetrical;

b. Driving circuit design:
   b.1 Drive resistance design

Solution one: separate drive resistance

The switching speed can be adjusted independently to reduce the shock of the gate; Suitable for more than 3 parallel GaN

Solution two: common drive resistance

0Ω, common resistance R3

Simple, the switching speed cannot be adjusted independently; Suitable 2 parallel GaN
b.2. Drive voltage

- It is recommended to use a negative gate turn-off bias voltage to reduce turn-off loss and enhance the anti-interference ability of the gate.

b.3 Driver selection

- The drive current of the driver needs to be appropriate to prevent insufficient drive capacity, which may cause the device fail to work.

- When the drive capacity of the driver is insufficient, a push-pull circuit can be added to increase the drive current.
2. Power loop PCB layout (Half-bridge circuit)

- Reduce the length of the power loop (including InnoGaN) and decoupling capacitors;
- Reduce inductance of the power loop:
  - Use the principle of magnetic flux cancellation (when two adjacent conductors are placed close and their current directions are opposite, the magnetic fluxes generated by currents in the two directions cancel each other out).
- Reduce common source inductance;
2. Power loop PCB layout (Half-bridge circuit)

Characteristics:
- Driver in the center, symmetrical structure;
- CSI is minimized, drive and power loops are isolated; power ground returns on the second layer;
- On the bottom layer, the direct-current positive bus connection are made.
Applications for Paralleled InnoGaN

Suitable for high current applications

- High current AC/DC or DC/DC power converter
- Motor drive, traction inverter
- New Energy System (Household Photovoltaic-Single Phase Inverter)
Power the Future